Efficient modulo 2+1 Tree Multipliers for Diminished-1 Operands
نویسندگان
چکیده
In this work we propose a new method for designing modulo 2+1 multipliers for diminished-1 operands. Our multipliers compared to the already known tree architecture offer enhanced operation speed for the majority of n values, with similar area complexities. They also have very regular structure, and can be pipelined at the full-adder level.
منابع مشابه
Efficient modulo 2n+1 tree multipliers for diminished-1 operands
In this work we propose a new method for designing modulo 2"+I multipliers for diminished-I operands. Our multipliers compared to the already known tree architecture offer enhanced operation speed for the majority of n values, with similar area complexities. They also have very regular structure, and can be pipelined at the full-adder level.
متن کاملDiminished-One Modulo (2 + 1) Multiplier Design
A technique, based on the residue number system (RNS) with operands in the diminished-1 number system, has been used in several applications which include digital signal processing (DSP), implementation international data encryption algorithm (IDEA), Fermat number transform (FNT), and so on. For implementation of these techniques, several designs for modulo 2+1 diminished-1 arithmetic blocks ha...
متن کاملضربکننده و ضربجمعکننده پیمانه 2n+1 برای پردازنده سیگنال دیجیتال
Nowadays, digital signal processors (DSPs) are appropriate choices for real-time image and video processing in embedded multimedia applications not only due to their superior signal processing performance, but also of the high levels of integration and very low-power consumption. Filtering which consists of multiple addition and multiplication operations, is one of the most fundamental operatio...
متن کاملΝοvel modulo 2+1 Subtractors
Novel architectures for designing modulo 2+1 subtractors are introduced, for both the normal and the diminished-one number representation of the operands. Zero-handling is also considered in the diminished-one operand representation case. The modulo 2+1 subtractors for operands in the normal representation that are proposed are shown to be more efficient in area, delay and power dissipation tha...
متن کاملA Unifying Approach for Weighted and Diminished-1 Modulo Addition
In this paper, it is shown that every architecture proposed for modulo addition of operands that follow the diminished-1 representation can also be used in the design of modulo adders for operands that follow the weighted representation. This is achieved by the addition of a constant-time operator composed of a simplified carry-save adder stage. The experimental results indicate that many archi...
متن کامل